

WHAT IS CLAIMED IS:

*sub B17*

1. A memory cell comprising:  
a storage electrode for storing charge; and  
an insulator adjacent to the storage electrode, wherein a barrier energy between  
the insulator and the storage electrode is less than approximately 3.3 eV.

*sub E17*

2. The memory cell of claim 1, wherein materials comprising at least one of the  
storage electrode and the insulator are selected to have an electron affinity causing the  
barrier energy to be selected at less than approximately 3.3 eV.

*3. 1/2*

3. The memory cell of claim 2, wherein the barrier energy is selected to obtain a  
desired data charge retention time of less than or equal to approximately 40 seconds at  
250 degrees Celsius.

*4. 1/2*

4. The memory cell of claim 2, wherein the barrier energy is selected to obtain a  
desired erase time of less than approximately 1 second.

*5. 2*

5. The memory cell of claim 2, wherein the barrier energy is selected to obtain a  
desired erase voltage of less than approximately 12 Volts.

*sub E27*

6. The memory cell of claim 1, wherein the insulator comprises a material that has  
a material composition that is selected to obtain a larger electron affinity than silicon  
dioxide.

*7. 2*

7. The memory cell of claim 1, wherein the storage electrode comprises a material  
that has a material composition that is selected to obtain a smaller electron affinity than  
polycrystalline silicon.

~~8.~~ The memory cell of claim 1, wherein the barrier energy is less than approximately 2.0 eV.

*sub B2* 9. The memory cell of claim 1, wherein the storage electrode is isolated from 5 conductors and semiconductors.

10. The memory cell of claim 1, wherein the storage electrode is transconductively 15 capacitively coupled to a channel

*sub A1* 11. A transistor comprising:  
a source region;  
a drain region;  
a channel region between the source and drain regions; and  
a floating gate separated from the channel region by an insulator, wherein a 15 barrier energy between the floating gate and the insulator is less than approximately 3.3 eV

*sub E3* 12. The transistor of claim 11, wherein materials comprising at least one of the floating gate and the insulator are selected to have an electron affinity causing the 20 barrier energy to be selected at less than approximately 3.3 eV.

*13.* 13. The transistor of claim 12, wherein the barrier energy is selected to obtain a data charge retention time of the transistor that is adapted for dynamic refreshing of charge stored on the floating gate.

25

*sub B2* 14. The transistor of claim 11, wherein the floating gate is isolated from conductors and semiconductors.

15. The transistor of claim 11, wherein the insulator comprises a material that has a material composition that is selected to obtain a larger electron affinity than silicon dioxide.

5 16. The transistor of claim 11, wherein the floating gate includes a material that has a material composition that is selected to obtain a smaller electron affinity than polycrystalline silicon.

10 17. The transistor of claim 11, further comprising a control electrode, separated from the floating gate by an intergate dielectric.

15 Dub 18. The transistor of claim 17, wherein the area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than the area of a capacitor formed by the floating gate, the insulator, and the channel region

19. The transistor of claim 17, wherein the intergate insulator has a permittivity that is higher than a permittivity of silicon dioxide.

20 20. The transistor of claim 11, wherein the floating gate is capacitively separated from the channel region for providing transconductance gain.

21. A method of using a floating gate transistor having a barrier energy of less than approximately 3.3 eV at an interface between a floating gate electrode and an adjacent insulator, the method comprising:

25 storing data by changing the charge of the floating gate;  
reading data by detecting a current between a source and a drain; and  
refreshing data based on a data charge retention time that depends upon the barrier energy.

22. The method of claim 21, wherein storing data by changing the charge of the floating gate transconductively provides an amplified signal between the source and the drain.

5 23. The method of claim 21, wherein the detected current is based on the charge of the floating gate and a transconductance gain of the floating gate transistor.

10 24. A method of forming a floating gate transistor, the method comprising:  
forming source and drain regions;  
selecting floating gate and gate insulator materials such that a barrier energy at an interface therebetween is less than approximately 3.3 eV;  
forming a gate insulator from the gate insulator material; and  
forming a floating gate from the gate material, such that the floating gate is isolated from conductors and semiconductors.

15 25. The method of claim 24, wherein selecting the floating gate and gate insulator materials is based on a desired data charge retention time of less than or equal to approximately 40 seconds at 250 degrees Celsius.

20 26. The method of claim 25, wherein the data charge retention time is based on refreshing charge stored on the floating gate.

---

27. A memory device comprising:  
a plurality of memory cells, wherein each memory cell includes a transistor  
25 comprising:  
a source region;  
a drain region;  
a channel region between the source and drain regions;

35

a floating gate separated from the channel region by an insulator,  
wherein an interfacial barrier energy between the floating gate and the insulator  
is less than approximately 3.3 eV; and  
a control gate located adjacent to the floating gate and separated  
therefrom by an intergate dielectric.

5

add A3  
add B7  
add C6  
add A3